SUMMARY The possibility of realizing a CMOS pipelined current-mode A-D converter (ADC) for video applications has been examined. Two times the input current is obtained at the output of a bit-block of a pipelined ADC by subtracting the negative output current from the positive output current in the pseudo-differential configuration. Subtraction of the sub-DAC (D-to-A converter) current is performed by controlling of the current comparator, which compares the positive and the negative input currents. A prototype chip has been implemented using 0.35µm CMOS devices. It operates in 28 MS/s, and showed a 42 dB signal-to-noise ratio from the 2 V supply voltage.
Introduction
Device sizes have continued to be reduced. Although the performance requirements for analog circuits are stringent, they are required to operate with a reduced voltage supply. It is time for us to reconsider a circuit design methodology to fit reduced-size of the devices.
The current-mode circuit approach has been considered to be a candidate for the new analog circuit design methodology in the sub-0.1µm era, because the impedance of each node becomes low; therefore, a lowvoltage, high-speed operation is expected [1] . However, the precision of the transferred and processed current is poor because of the terminal voltage difference, the V th variation and β variation of the transistors. To date, 6-bit and 8-bit implementations have been achieved for high-speed ADCs using the current-based approach [2] , [3] , [4] . However, the 8-bit implementation used the calibration method to maintain accuracy [4] .
The above facts can be viewed as having shown that current-mode circuits have poor accuracy. We believe that the current-mode circuit approach could achieve high accuracy and become more effective in lowvoltage applications, which match well with the voltage constraints imposed on future analog circuits. For this reason, we have examined the possibility of realizing the current-mode ADC for video applications with less than † The author is with the Dept. of E.,E., and C. Eng., Chuo University † † The author is with the Graduate school of E.,E., and C. Eng., Chuo University 2 V of supply voltage. We have designed, fabricated and tested a prototype ADC chip by using 0.35µm CMOS devices, and the results of this test are reported below.
2. The bit-block circuit of a current-mode pipelined ADC
The ADC performs a pipelined operation and has a 1.5-bit bit-block architecture. However, this architecture was initially developed for voltage-mode circuits [5] . In this paper, we propose the current-mode circuit shown in Figure 1 , which is a bit-block circuit that performs a pipelined operation and realizes a 1.5-bit bitblock operation. The sample and hold operation of the input current is done by the sample switches SWSH1 and SWSH2 and the sample capacitors CH1 and CH2. The gate voltage of the transistors at the time when the switches are turned off is stored in the sample capacitors CH1 and CH2, and the hold operation becomes possible. However, this type of circuit operation often suffers from clock-feedthrough from sample switches, and this introduces serious current error. The circuit is configured in pseudo-differential form so that the clockfeedthrough produced in channel 1 is cancelled by that in channel 2, and vice versa. In addition to this, the current relationship between the output and the input, that is, 
minal.
In order to maintain the accuracy of the transferred currents, each node voltage is kept constant by the voltage-mode operational amplifiers A1 and A2. As pout and nout connect to the inputs of the next bitblock, their node voltages are also fixed. The voltage gain of A1 and A2 need not be too high, because their outputs are connected to gates of current-mirror transistors, whose voltage changes are already suppressed to some extent. However, the conventional differentialtype amplifier is used for these voltage-mode operational amplifiers in this design, and this limits the minimum supply voltage to 2 V. The degeneration resistors (r p1 ∼ r p5 , and r n1 ∼ r n5 ) improve the current transfer ratio between the transistors due to threshold mismatches [6] . In the first bit-block, the positive and negative input signal voltages are voltage-to-current converted by input resistors. This is a simple and precise conversion method. In this way, the bit-block of a current-mode pipelined ADC is configured.
Evaluation results of the prototype ADC
The current-mode ADC was designed and fabricated using 0.35µm CMOS devices. Figure 4 is a chip microphotograph. The chip is originally intended to realize a 12-bit resolution; however, some of the DC bias voltages did not coincide with those of circuit simulation. Nevertheless, A-D converted data were available and could be evaluated to some extent. The 10-bit DAC was used to evaluate the ADC's digital output data by converting it into an analog waveform. Figure 2 shows the output waveform. The full scale input voltage is ±400 mV, and the input resistor value is 2 kΩ. The supply voltage is 2 V, and the clock frequency is 28 MHz. A large input signal of 10 kHz was applied, and the output waveform become clipped. About 7-bit equivalent linearity has been obtained. Figure 3 shows the frequency spectrum when a 1 MHz, −10 dB of full-scale input signal was applied. The clock frequency was 28 MHz, and the supply voltage was 2 V. It is necessary to improve the distortion in the future. The SFDR was only 37 dB. However, the signalto-noise ratio become 32 dB for a 14 MHz frequency bandwidth with −10 dB of full-scale input signal. This means that the S/N reached 42 dB in full-scale-level equivalent terms, and was 7-bit equivalent.
Although the current-mode circuit is expected to operate at high frequency, the maximum clock frequency was limited to 28 MHz in this case. One reason was that several feedback loops using operational amplifiers were introduced in this design to obtain good matching of the current. When the phase margin of the loop is small, damping occurs at nodes whose voltage is fixed by operational amplifiers when the sample-andheld signal changes. It takes time for these nodes to settle down.
Conclusion
The above evaluation results show that a 7-bit equivalent current-mode ADC has been realized although several improvements in areas such as clock speed, distortion, and linearity remain to be made. We would like to realize a more than 10-bit equivalent current-mode ADC in the near future.
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